

alt tradt enedt diene theire mild thad i tradi

: Instruction Select Logic

-			0еА : 0еВ	ОеВ	
		(bilay 10u (1) 00	01	11	10
leA:leB	00 (II not valid)	IA←NOP IB←NOP ORD←d/c V[1:0]←next	Not possible	Not possible	Not possible
	01	IA←NOP IB←II	IA←NOP IB←I0 Stall←I	IA←I0 IB←II	IA←I0 IB←I1
		ORD←B V[1:0]←next	ORD←B V[1:0]←01	ORD←A V[1:0]←next	ORD←A V[1:0]←next
•	=	IA←NOP IB←II	IA←II IB←I0	IA←I0 IB←II	IA←I0 IB←I1
		ORD←B V[1:0]←next	ORD←B V[1:0]←next	ORD←A V[1:0]←next	ORD←A V[1:0]←next
	10	IA←II IB← NOP	IA←II IB←I0	IA←II IB←I0	IA←I0 IB←NOP Stall←I
		ORD←A V[1:0]←next	ORD←B V[1:0]←next	ORD←B V[1:0]←next	ORD←A V[1:0]←01
1d0		Not possible	IA←NOP IB←I0 Stall←1	IA←I0 IB←NOP	IA←I0 IB←NOP
			ORD←B V[1:0]←01	ORD←A V[1:0]←01	ORD←A V[1:0]←01

^{*} Note: 10 valid and II not valid won't occur because there is no out of order execution.

FIG.3

7 300





FIG. 4


T96375111.CC11CC

MMD (Radiax User Register 24)



TASTED TOTALDS

* <



F16. 6

Integer format interpretation:

(radix point)

0

 $X = -2^{15} \times S + \sum_{i=1}^{14} X[i]2^{i}$

Product = $P[31:0]_i$ is sign-extended to $P[39:0] = P[31]^8$ || P[31:0] for accumulation

PI

(radix point)

 $P = -2^{31} \times S + \sum_{i=0}^{30} X[i]2^{i}$

Fractional format interpretation:

X = S 14 13 12

12 --- 0

 $X = -1 \times S + \sum_{i=0}^{14} X[i]2^{i-15}$

(radix point)

Product = P[31:0] is left-shifted one bit and sign-extended to:

 $P[39:0] = P[30]^8$ II P[30:0] II 0 for accumulation

P= S 29 28 27 0 zero

 $P = -1 \times S + \sum_{i=0}^{29} P[i]2^{i-30}$

(radix point and product left shifted by one)

TG. 7A

!_

Overflow Protection: Guard Bits and Saturation

- alternatives of (i) product scaling or (ii) input scaling by right shifting, cause loss of preci-The LX5280 accumulator implements eight (8) guard bits to protect against overflow. The
- in the MMD register): Optional saturation (MADDA2.S, MSUBA2.S, ADDMA.S, SUBMA.S) can be used to avoid wrap-around on underflow or overflow of the 40-bit format (or 32-bits if that mode is selected

```
if (result > 0 1 1 1 1 ... 1) result = 0 1 1 1 1 1 ... 1
if (result < 1 0 0 0 0 ... 0) result = 1 0 0 0 0 ... 0
```

allows for the case where the accumulator holds a value greater than the maximum 32-bit saturated value prior to the addition (or subtraction) with saturation In 32-bit saturate mode, the MAC implements a full 40-bit saturation detector. This

MAC Output Control: Rounding and Scaling

- For output storage, the 40-bit accumulators must be converted to 16-bit or 32-bit format.
- Scaling

single accumulator

RES[31:0]
$$\leftarrow$$
 { mTh, mTl } [31 + n : n]

$$[n = 0 - 8]$$

dual accumulators (select high half of each, useful for fractional arithmetic results):

RES[31:0]
$$\leftarrow$$
 mTh[31+n:16+n] || mTl[31+n:16+n][n=0-8]

To avoid the bias introduced by truncation, the accumulator can be rounded prior to output scaling (useful for fractional arithmetic results).

$$mT$$
, mTh , mTl $\} \leftarrow RNDA2 \{ mT, mTh, mTl \}$

$$[n = 0 - 8]$$

⇒ the rounding mode is selectable in the MMD register

bit position 16 + n of each accumulator in the pair is the least significant bit of precision after rounding

MAC Radiax Instruction Summary

Instruction	Syntax and Description
Dual Move to Accumulator	MTA2[.G] rS, [mD, mDh, mDl] If MTA2, and mDh(mDl) is selected, sign-extend the contents of general register rS to 40-bits and move to accumulator register mDh(mDl). If MTA2, and mD is selected, update both mDh and mDl with the 40-bit, sign-extended contents of the same rS. If MTA2.G is selected, the accumulator register bits [39:32] are updated with rS[31:24]; bits [31:00] of the accumulator are unchanged. (The .G option is used to restore the upper-bits of the accumulator from the general register file; typically, following an Exception.)
Move From Accumulator	MFA rD, (mTh, mTl) [,n] Move the contents of accumulator register mTh or accumulator register mTl to register rD with optional right shift. Bits $[31+n:n]$ from the accumulator register are transferred to rD[31:00]. The range $n=0-8$ is permitted for the output alignment shift amount. In the case of $n=0$, the field may be omitted.
Dual Move From Accumulator	MFA2 rD , mT [, n] Move the contents of the upper halves of accumulator register pair mT to register rD with optional right shift. The rD [31:16] are taken from mTh and rD [15:00] from the corresponding mTl . mTh [31+ n : 16+ n] mTl [31+ n : 16+ n] from the accumulator register pair are transferred to rD [31:00]. The range $n = 0$ - 8 is permitted for the output alignment shift amount. In the case of $n = 0$, the field may be omitted.
Divide	DIVA mD, rS, rT The contents of register rS is divided by rT, treating the operands as signed 2's complement values. The remainder is sign-extended to 40-bits and stored in mDh and the quotient is sign-extended to 40-bits and stored in mDh. m0h[31:00] is also called HI. m0l[31:00] is also called LO.
Divide Unsigned	DIVAU mD, rS, rT The contents of register rS is divided by rT, treating the operands as unsigned values. The remainder is zero-extended to 40-bits and stored in mDh and the quotient is zero-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.
Multiply (32-bit)	MULTA mD, rS, rT The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. The upper 32-bits of the 64-bit product is sign-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the shift. If both MMD[MT] and MMD[MF] are 1, the result is undefined.

Instruction	Syntax and Description		
Multiply Unsigned (32-bit)	MULTAU mD, rS, rT The contents of register rS is multiplied by rT, treating the operands as unsigned values. The upper 32-bits of the 64-bit product is zero-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result is undefined.		
Dual Multiply (16-bit)	MULTA2 (mD, mDh, mDl), rS, rT The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] and the product is sign-extended to 40-bits and stored in mDh. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] and the product is sign-extended to 40-bits and stored in mDl. If the destination is mD, both operations are performed and the two products are stored in the accumulator register pair mD. If MMD[MF] is 1, then each product is left shifted by one bit, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction.		
Dual Multiply and Negate (16-bit)	MULNA2 [mD, mDh, mDl], rS, rT The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and stored in mDh. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] and the product is sign-extended to 40-bits, negated (i.e. subtracted from zero) and stored in mDl. If the destination is mD, both operations are performed and the two products are stored in the accumulator register pair mD. If MMD[MF] is 1, then each product is left shifted by one bit prior to sign-extension and negation, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction prior to sign-extension and negation.		
Complex Multiply,	CMULTA mD, rS, rT rS[31:16] is interpreted as the real part of a complex number. rS[15:00] is interpreted as the imaginary part of the same complex number. Similarly for the contents of general register rT. As the result of CMULTA, mDh is updated with the real part of the product, sign-extended to 40-bits and mDl is updated with the imaginary part of the product, sign-extended to 40-bits. If MMD[MF] is 1, then each product is left shifted by one bit, and furthermore, for each multiply, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the addition of terms.		

Instruction	Syntax and Description
32-bit Multiply-Add with 72-bit accumulate	MADDA mD, rS, rT The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined. The 64-bit product is sign-extended to 72-bits and added to the concatenation mDh[39:0] mDl[31:0], ignoring mDl[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDl. The upper 40-bits of the result are stored into mDh.
32-bit unsigned Multiply-Add with 72-bit accumulate	MADDAU mD, rS, rT The contents of register rS is multiplied by rT treating the operands as unsigned values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result of the multiply is undefined. The 64-bit product is zero-extended to 72-bits and added to the concatenation mDh[39:0] mDl[31:0], ignoring mDl[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDl. The upper 40-bits of the result are stored into mDh.
Dual Multiply-Add, optional saturation	MADDA2[.S] (mD, mDh, mDl), rS, rT The contents of register rS is multiplied by rT and added to an accumulator register, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] then sign-extended and added to mDh[39:00]. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] then sign-extended and added to mDl[39:00]. If the destination is mD, both operations are performed and the two results are stored in the accumulator register pair mD. If MADDA2.S the result of each addition is saturated before storage in the accumulator register. The multiplies are subject to MMD[MF] as in MULTA2. The saturation point is selected as either 40 or 32 bits by MMD[MS].
32-bit Multiply-Subtract with 72-bit accumulate	MSUBA mD, rS, rT The contents of register rS is multiplied by rT treating the operands as signed 2's complement values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both MMD[MT] and MMD[MF] are 1, then the result of the multiply is undefined. The 64-bit product is sign-extended to 72-bits and subtracted from the concatenation mDh[39:0] mDl[31:0], ignoring mDl[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDl. The upper 40-bits of the result are stored into mDh.


Instruction	Syntax and Description
32-bit unsigned Mul tiply-Subtract with 72-bit accumulate	MSUBAU mD, rS, rT The contents of register rS is multiplied by rT treating the operands as unsigned values. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the result of the multiply is undefined. The 64-bit product is zero-extended to 72-bits and subtracted from the concatenation mDh[39:0] mDl[31:0], ignoring mDl[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into mDl. The upper 40-bits of the result are stored into mDh.
Dual Multiply-Sub, optional saturation	MSUBA2[.S] (mD, mDh, mDl), rS, rT The contents of register rS is multiplied by rT and subtracted from an accumulator register, treating the operands as signed 2's complement values. If the destination register is mDh, rS[31:16] is multiplied by rT[31:16] then signextended and subtracted from mDh[39:00]. If the destination register is mDl, rS[15:00] is multiplied by rT[15:00] then sign-extended and subtracted from mDl[39:00]. If the destination is mD, both operations are performed and both results are stored in the accumulator register pair mD. If MSUBA2.S the result of each subtraction is saturated before storage in the accumulator register.
Add Accumulators	ADDMA[.S] mD(h,l), mS(h,l), mT(h,l) The contents of accumulator mTh or mTl is added to the contents of accumulator mSh or mSl, treating both registers as signed 40-bit values. mDh or mDl is updated with the result. If ADDMA.S, the result is saturated before storage. The saturation point is selected as either 40 or 32 bits by MMD[MS].
Subtract Accumulators	SUBMA[.S] mD[h,l], mS[h,l], mT[h,l] The contents of accumulator mTh or mTl is subtracted from the contents of accumulator mSh or mSl, treating both registers as signed 40-bit values. mDh or mDl is updated with the result. If SUBMA.S, the result is saturated before storage. The saturation point is selected as either 40 or 32 bits by MMD[MS].
Dual Round	RNDA2 (mT, mTh, mTl) $[n]$ The accumulator register mTh or mTl is rounded, then updated. If mT, the accumulator register pair mTh/mTl are each rounded, then updated. The rounding mode is selected in MMD field "RND". The least significant bit of precision in the accumulator register after rounding is: $16+n$. Bits $[15+n:00]$ are zeroed. The range $n=0-8$ is permitted for the output alignment shift amount. In the case of $n=0$, the field may be omitted.

Nomenclature:

rS, rT	=	r0 - r31
mD	=	mDh mDl; also for mT
mDh	=	m0h - m3h; also for mSh, mTh
mDl	=	m0l - m3l; also for mSh, mTh
НІ	=	m0h[31:00]
LO	=	m0l[31:00]

Assignment of Instructions of Pipe A, Pipe B

4	Pipe A	Pipe B
	The Load/Store Pipe	The MAC Pipe
MIPS 32-bit General Instructions	MIPS 32-bit General Instructions except: CE1 Custom Engine Opcodes, MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO,MAD(U),MSUB(U)	MULT(U), DIV(U), MFHI, MFLO, MTHI, MTLO, MAD(U), MSUB(U) CE1 Custom Engine Opcodes, MIPS 32-bit ALU Instructions Note: No Load or Store Instructions
MIPS 32-bit Control Instructions	J, JAL, JR, JALR, JALX SYSCALL, BREAK, All Branch Instructions, All COPz, SWCz, LWCz	
MIPS16 Instructions (No Doubleword Instructions)	All MIPS 16 Instructions except: MULT(U), DIV(U), MFHI, MFLO	MULT(U), DIV(U), MFHI, MFLO
EJTAG Instructions	DERET, SDBBP (including MIPS16 SDBBP)	
Lexra Control Instructions	MTRU, MFRU, MTRK, MFRK, MTLXC0,MFLXC0	
Lexra Vector Addressing	LT, ST, LTP, LWP, LHP(U), LBP(U), STP, SWP, SHP, SBP	
Lexra MAC Instructions	<u>-</u>	MTA2, MFA, MFA2, MULTA, MULTA2, MULNA2, CMULTA, MADDA, MSUBA, ADDMA, SUBMA, DIVA, RNDA2
Lexra Extensions to MIPS ALU Instructions	SLLV2, SRLV2, SRAV2, ADDR, ADDR2, SUBR, SUBR2, SLTR2	SLLV2, SRLV2, SRAV2, ADDR, ADDR2, SUBR, SUBR2, SLTR2
New Lexra ALU Operations	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ	MIN, MIN2, MAX, MAX2, ABSR, ABS2, CLS, MUX2, BITREV, CMVEQZ, CMVNEZ



CS6375CC.CS11CC

Vector Addressing Instruction Summary

ه ۱۱۵ ر

	vector Addressing Instruction Summary		
Instruction	Syntax and Description		
Load Twinword	The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register base to form the address temp. Load contents of word addressed by temp into register rT (which must be an even register). Load contents of word addressed by temp+4 into register rT+1.		
Store Twinword	The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register base to form the address temp. Store contents of register rT (which must be an even register) into word addressed by temp. Store contents of register rT+1 into word addressed by temp+4.		
Load Twinword, Pointer Increment, optional circular buffer	LTP[.Cn] rT , (pointer)stride Let $temp$ = contents of register pointer. Load contents of word addressed by $temp$ into register rT (which must be an even register). Load contents of word addressed by $temp+4$ into register rT+1. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer $n = 0 - 2$. See Note 2.		
Load Word, Pointer Increment, optional circular buffer	LWP[.Cn] rT, (pointer) stride Load contents of word addressed by register pointer into register rT. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.		
Load Halfword, Pointer Increment, optional circular buffer	LHP[.Cn] rT , (pointer) stride Load contents of sign-extended halfword addressed by register pointer into register rT. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer $n = 0 - 2$. See Note 2.		
Load Halfword Unsigned, Pointer Increment, optional circular buffer	LHPU[.Cn] rT, (pointer)stride Load contents of zero-extended halfword addressed by register pointer into register rT. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.		



Instruction	Syntax and Description	
Load Byte, Pointer Increment, optional circular buffer	Load contents of sign-extended byte addressed by register pointer into register rT. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.	
Load Byte Unsigned, Pointer Increment, optional circular buffer	LBPU[.Cn] rT, (pointer)stride Load contents of zero-extended byte addressed by register pointer into register rT. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.	
Store Twinword, Pointer Increment, optional circular buffer	STP[.Cn] rT , (pointer)stride Let $temp$ = contents of register pointer. Store contents of register rT (which must be an even register) into word addressed by $temp$. Store contents of register rT+1 into word addressed by $temp+4$. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer $n = 0 - 2$. See Note 2.	
Store Word, Pointer Increment, optional circular buffer	SWP[.Cn] rT , (pointer)stride Store contents of register rT into word addressed by register pointer. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer $n = 0 - 2$. See Note 2.	
Store Halfword, Pointer Increment, optional circular buffer	SHP[.Cn] rT, (pointer)stride Store contents of register rT[15:00] into 16-bit halfword addressed by register pointer. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.	
Store Byte, Pointer Increment, optional circular buffer	SBP[.Cn] rT, (pointer)stride Store contents of register rT[07:00] into byte addressed by register pointer. The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register pointer to form next address. Update pointer with the calculated next address. ".Cn" selects circular buffer n = 0 - 2. See Note 2.	
Move To Radiax, User	MTRU rT, RADREG Move the contents of register rT to one of the User Radiax registers: cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lpe0, lps0. This instruction has a single delay slot before the updated register takes effect.	

Instruction	Syntax and Description
Move From Radiax, - User	MFRU rT, RADREG Move the contents of the designated User Radiax register (cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0) to register rT.

Nomenclature:

rT = r0 - r31, and must be even for LT, ST, LTP[.Cn], STP[.Cn]
base, pointer= r0 - r31
stride = 8/9/10/11-bit signed value (in bytes) for byte/halfword/word/twinword ops.
displacement= 14-bit signed value, in bytes
RADREG = cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0

Notes:

- 1. For LTP[.Cn], LWP[.Cn], LHP(U)[.Cn], LBP(U)[.Cn], rT = pointer is unsupported.
- 2. When a circular buffer is selected, the update of the pointer register is performed according to the following algorithm, which depends on the sign of the stride and the granularity of the access. A stride exactly equal to 0 is not supported:

For LBP(U).Cn and SBP.Cn:

else if (stride < 0

else

```
if (stride > 0 && pointer[2:0] == 111 && pointer[31:3] == CBEn)
         then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 000 && pointer[31:3] == CBSn)
         then pointer <= CBEn[31:3] | 111
else
               pointer <= pointer + stride.</pre>
For LHP(U).Cn and SHP.Cn
      if (stride > 0 && pointer[2:0] == 11x && pointer[31:3] == CBEn)
         then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 00x && pointer[31:3] == CBSn)
         then pointer <= CBEn[31:3] || 110
else
               pointer <= pointer + stride.</pre>
For LWP.Cn and SWP.Cn
     if (stride > 0 && pointer[2:0] == 1xx && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
else if (stride < 0 && pointer[2:0] == 0x && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 100
else
              pointer <= pointer + stride.</pre>
For LTP.Cn and STP.Cn
     if (stride > 0
                                             && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
```

then pointer <= CBEn[31:3] || 000

pointer <= pointer + stride.</pre>

&& pointer[31:3] == CBSn)

Extensions to MIPS ALU Operations

Instruction	Syntax and Description
Dual Shift Left Logical Variable	SLLV2 rD, rT, rS The contents of rT[31:16] and the contents of rT[15:00] are independently shifted left by the number of bits specified by the low order four bits of the contents of general register rS, inserting zeros into the low order bits of rT[31:16] and rT[15:00]. For SLLV2, the high and low results are concatenated and placed in register rD. (Note that a [.S] option is not provided because this is a logical rather than arithmetic shift and thus the concept of arithmetic overflow is not relevant.)
Dual Shift Right Logical Variable	SRLV2 rD, rT, rS The contents of rT[31:16] and the contents of rT[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register rS, inserting zeros into the high order bits of rT[31:16] and rT[15:00]. The high and low results are concatenated and placed in register rD. (Note that a [.S] option is not provided because this is a logical rather than arithmetic shift and thus the concept of arithmetic overflow is not relevant.)
Dual Shift Right Arithmetic Variable	SRAV2 rD, rT, rS The contents of rT[31:16] and the contents of rT[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register rS, sign-extending the high order bits of rT[31:16] and rT[15:00]. The high and low results are concatenated and placed in register rD. (Note that a [.S] option is not provided because arithmetic overflow/underflow is not possible.)
Add, optional saturation	ADDR[.S] rD, rS, rT 32-bit addition. Considering both quantities as signed 32-bit integers, add the contents of register rS to rT. For ADDR, the result is placed in register rD, ignoring any overflow or underflow. For ADDR.S, the result is saturated to 0 1 ³¹ (if overflow) or 1 0 ³¹ (if underflow) then placed in rD. ADDR[.S] will not cause an Overflow Trap.
Dual Add, optional saturation	ADDR2[.S] rD, rS, rT Dual 16-bit addition. Considering all quantities as signed 16-bit integers, add the contents of register rS[15:00] to rT[15:00] and, independently add the contents of register rS[31:16] to rT[31:16]. For ADDR2, the high and low results are concatenated and placed in register rD ignoring any overflow or underflow. For ADDR2.S, the two results are independently saturated to $0 \parallel 1^{15}$ (if overflow) or $1 \parallel 0^{15}$ (if underflow) then placed in rD. ADDR2[.S] will not cause an Overflow Trap.

Instruction	Syntax and Description
Subtract, optional saturation	SUBR[.S] rD, rS, rT 32-bit subtraction. Considering both quantities as signed 32-bit integers, subtract the contents of register rT from the contents of register rS. For SUBR, the result is placed in register rD ignoring any overflow or underflow. For SUBR.S, the result is saturated to $0 \parallel 1^{31}$ (if overflow) or $1 \parallel 0^{31}$ (if underflow) then placed in rD. SUBR[.S] will not cause an Overflow Trap.
Dual Subtract, optional saturation	SUBR2[.S] rD, rS, rT Dual 16-bit subtraction. Considering all quantities as signed 16-bit integers, subtract the contents of register rT[15:00] from rS[15:00] and, independently subtract the contents of register rT[31:16] from rS[31:16]. For SUBR2, the high and low results are concatenated and placed in register rD ignoring any overflow or underflow. For SUBR2.S, the two results are independently saturated to $0 \parallel 1^{15}$ (if overflow) or $1 \parallel 0^{15}$ (if underflow) then placed in rD. SUBR2[.S] will not cause an Overflow Trap.
Dual Set On Less Than	SLTR2 rD, rS, rT Dual 16-bit comparison. Considering both quantities as signed 16-bit integers, if rS[15:00] is less than rT[15:00] then set rD[15:00] to 0 ¹⁵ 1, else to zero. Independently, considering both quantities as signed 16-bit integers, if rS[31:16] is less than rT[31:16] then set rD[31:16] to 0 ¹⁵ 1, else to zero.

Nomenclature:

rD = r0 - r31 rS = r0 - r31rT = r0 - r31

ALU Operations

Instruction	Syntax and Description
Minimum	MIN rD, rS, rT The contents of the general register rT are compared with rS considering both quantities as signed 32-bit integers. If rS < rT or rS = rT, rS is placed into rD. If, rS > rT, rT is placed into rD.
Dual Minimum •	MIN2 rD, rS, rT The contents of rT[31:16] are compared with rS[31:16] considering both quantities as signed 16-bit integers. If rS[31:16] < rT[31:16] or rS[31:16] = rT[31:16], rS[31:16] is placed into rD[31:16]. If, rS[31:16] > rT[31:16], rT[31:16] is placed into rD[31:16]. A similar, independent operation is performed on rT[15:00] and rS[15:00] to determine rD[15:00].
Maximum	MAX rD , rS , rT The contents of the general register rT are compared with rS considering both quantities as signed 32-bit integers. If rS > rT or rS = rT, rS is placed into rD. If, rS < rT, rT is placed into rD.
Dual Maximum	MAX2 rD, rS, rT The contents of rT[31:16] are compared with rS[31:16] considering both quantities as signed 16-bit integers. If rS[31:16] > rT[31:16] or rS[31:16] = rT[31:16], rS[31:16] is placed into rD[31:16]. If, rS[31:16] < rT[31:16], rT[31:16] is placed into rD[31:16]. A similar, independent operation is performed on rT[15:00] and rS[15:00] to determine rD[15:00].
Absolute, optional saturation	ABSR[.S] rD, rT Considering rT as a signed 32-bit integer, if rT > 0, rT is placed into rD. If rT < 0, -rT is placed into rD. If ABSR.S and rT = $1 \parallel 0^{31}$ (the smallest negative number) then $0 \parallel 1^{31}$ (the largest positive number) is placed into rD; otherwise, if ABSR and rT = $1 \parallel 0^{31}$, rT is placed into rD.
Dual Absolute, optional saturation	ABSR2[.S] rD, rT ABS[.S] operations are performed independently on rT[31:16] and rT[15:00], considering each to be 16-bit signed integers. rD is updated with the absolute value of rT[31:16] concatenated with the absolute value of rT[15:00].
Dual Mux	MUX2([.HH], [.HL], [.LH], [.LL]) rD, rS, rT rD[31:16] is updated with rS[31:16] for MUX2.HH or MUX2.HL. rD[31:16] is updated with rS[15:00] for MUX2.LH or MUX2.LL. rD[15:00] is updated with rT[31:16] for MUX2.HH or MUX2.LH rD[15:00] is updated with rT[15:00] for MUX2.HL or MUX2.LL
Count Leading Sign bits	CLS rD , rT The binary-encoded number of redundant sign bits of general register rT is placed into rD. If rT[31:30] = 10 or 01, rD is updated with 0. If rT = 0, or if rT = 1^{32} , rD is updated with $0^{27} \parallel 1^5$ (decimal 31).



Instruction	Syntax and Description						
Bit Reverse	BITREV rD, rT, rS A bit-reversal of the contents of general register rT is performed. The result is then shifted right logically by the amount specified in the lower 5-bits of the contents of general register rS, then stored in rD.						

Nomenclature:

rD = r0 - r31 rS = r0 - r31rT = r0 - r31

FIG. 13B

Conditional Operations

	Conditional Operations	1400
Instruction	Syntax and Description	
Conditional Move on Equal Zero	CMVEQZ[.H] [.L] rD, rS, rT If the general register rT is equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is equal to 0, the full 32-bit general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is equal to 0, the full 32-bit general register rD[31:00] is updated with rS; otherwise rD is unchanged.	
Conditional Move on Not Equal Zero	CMVNEZ[.H] [.L] rD, rS, rT If the general register rT is not equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is not equal to 0, the full 32-bit general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is not equal to 0, the full 32-bit general register rD[31:00] is updated with rS; otherwise rD is unchanged.	

Nomenclature:

r0 - r31 rD гS = r0 - r31 r0 - r31

Usage Note:

When combined with the SLT or SLTR2 instructions, the conditional move instructions can be used to construct a complete set of conditional move macro-operations. For example:

if	(r3 <r4)< th=""><th>r1 < r2</th><th></th><th></th><th></th></r4)<>	r1 < r2			
	CMVLT	r1,r2,r3,r4	===>		AT, r3, r4
if	(r3 >= r4)	r1 < r2		CMVNEZ	r1,r2,AT
	CMVGE	r1,r2,r3,r4	===>	_	AT, r3, r4
if	(r3 <= r4)	r1 < r2		CMVEQZ	r1,r2,AT
	CMVLE	r1,r2,r3,r4	===>	SLT	AT, r4, r3
f (r3 > r4)	r1 < r2		CMVEQZ	r1,r2,AT
	CMVGT	r1,r2,r3,r4	===>	SLT CMVNEZ	AT,r4,r3 r1,r2,AT

Cycles Required Between Dual MAC Instructions

1500

,	:	-	207		77				
		MFA	SUBMALSJ, RNDA2	MULTA2, MULNA2, MTA2	MADDA2[.S], MSUBA2[.S],	MIIITA	DIVA(II)	MULTA(U), MADDA(U), MSURA(II)	1st Op 2nd Op
	4S	5	2S 2T		3 <u>0</u>		(1)	1	MULTA(U)
	SS HI		3S 3T]	C	ľΛ(U)
	SS		4U		4 <u>U</u>	(41)		υI	MADDA(U), MSUBA(U)
	SS HI				<u></u>			C	DA(U), BA(U)
	38		T.I.		 <u></u>	(IT)		IU	CMULTA
	19S		(19S)		(19T)	19U		(19T)	DIVA(U)
	28				.•	•		1	MADDA2[.S], MSUBA2[.S], ADDMA[.S], SUBMA[.S], MULTA2, MULNA2, RNDA2, MTA2
,					1.	•			MFA

Notes:


- means the two ops can be issued back-to-back.

xU indicates unconditional delay of the indicated number of cycles.

xT indicates delay only if (any) 2nd Op target is the same as (any) Is Op target (preserve write after write order). Items in parenthesis are unlikely to occur in any useful program, which would probably have an intervening MFA. xS indicates delay only if (any) 2nd Op source is the same as (any) 1st Op target (producer-consumer dependency).

Delay of "x" cycles means that if the 1st Op issues in cycle N, then the 2nd Op may issue in cycle N+x+1. LO/HI indicate that for the 72-bit result of a 32x32 MULT or MADDA, the LO 32-bits (m0l, m1l, etc.) are available one cycle carlier.

USS75UL CELIU



IM[15-8] is reset to 0.

FIG. 16

I. Load/Store Formats

31	26 25		21 20	17 16	6 5	0
LE> 011_	(OP 111	base	rt-even	immediate		SUBOP
	5	5	4	11		6

Assembler Mnemonic	base	rt-even	immediate	Lexra SUBOP
LT	base	rt-even	displacement/8	LT
ST	base	rt-even	displacement/8	ST

31	26 25	5 21	20	16 15		87	6 5	C)
LEXOP 011_111		pointer	rt		immediate	co	;	SUBOP]
6		5	5		8	2		6	_

Assembler Mnemonic	pointer	. rt	immediate	СС	Lexra SUBOP
LBP[.Cn]	pointer	rt	stride	сс	LBP
LBPU[.Cn]	pointer	rt	stride	сс	LBPU
LHP[.Cn]	pointer	rt	stride/2	СС	LHP
LHPU[.Cn]	pointer	rt	stride/2	сс	LHPU
LWP[.Cn]	pointer	rt	stride/4	сс	LWP
LTP[.Cn]	pointer	rt	stride/8	СС	LTP
SBP[.Cn]	pointer	rt	stride	СС	SBP
SHP[.Cn]	pointer	_ rt	stride/2	сс	SHP
SWP[.Cn]	pointer	rt	stride/4	сс	SWP
STP[.Cn]	pointer	rt	stride/8	сс	STP

base, pointer, rt Selects general register r0 - r31.

rt-even Selects general register even-odd pair r0/r1, r2/r3, ... r30/r31

stride Signed 2s-complement number in bytes. Must be an integral number of

halfwords/words/twinwords for the corresponding instructions.

displacement Signed 2s-complement number in bytes. Must be an integral number of twinwords.

cc00select circular buffer 0 (cbs0, cbe0)01select circular buffer 1 (cbs1, cbe1)10select circular buffer 2 (cbs2, cbe2)

11 no circular buffer selected

15657500 Lastin

II. Arithmetic Format

31	~ ₹.26	25	21 20	16	15	11 10 9	8	7	6	5	0
	LEXOP - 011_111	rs	ı	t	rd	hl	0	s	d	SUBOP	
	6	5		5	5	2	1	1	1	6	

Assembler Mnemonic	rs	řt	rd	hl	s	d	Lexra SUBOP
ADDR[.S],ADDR2[.S]	rs	rt	rd	0	s	d	ADDR
SUBR.S, SUBR2[.S]	rs	rt	rd	0	S	d	SUBR
SLTR2	rs	rt	rd	0	0	1	SLTR
SLLV2	rs	rt	rd	0	0	1	SLLV
SRLV2	rs	rt	rd	0	0	1	SRLV
SRAV2	rs	rt	rd	0	0	1	SRAV
MIN, MIN2	rs	rt	rd _	0_	0	d	MIN
MAX, MAX2	rs	rt	rd	0	0	d	MAX
ABSR[.S], ABSR2[.S]	0	rt	rd	0	s	d	ABSR
MUX2.[LL,LH,HL,HH]	rs	rt	rd	hl	0	1	MUX
CLS	0	rt	rd	0	0	0	CLS
BITREV	rs	rt	rd	0	0	0	BITREV

rs, rt, rd

Selects general register r0 - r31.

<u>s</u>

Selects saturation of result. s=1 indicates that saturation is performed.

<u>d</u>

d=1 indicates that dual operations on 16-bit data are performed.

hl (for MUX2)

00	LL: $rD = rs[15:00] \parallel rt[15:00]$
01	LH: $rD = rs[15:00] \parallel rt[31:16]$
10	HL: $rD = rs[31:16] \parallel rt[15:00]$
11	HH: $rD = rs[31:16] \parallel rt[31:16]$

III. MAC Format A

31 ₹2	6 25 2	1 20 1	6 15	11 10 9 8 7 6	5 0
LEXOP- 011_111	rs .	rt	md	0 u gz s d	SUBOP
. 6	5	5	5	11111	6

Assembler Mne- monic	rs	rt -	md	u	gz	s	d	Lexra SUBOP
CMULTA	rs	rt	md	0	0	0	0	CMULTA
DIVA(U)	rs	rt	md	u	0	0	0	DIVA
MULTA(U)	rs	rt	md	u	1	0	0	MADDA
MULTA2	rs	rt	md	0	1	0	1	MADDA
MADDA(U)	rs	rt	md	u	0	0	0	MADDA
MADDA2[.S]	rs	rt	md	0	0	S	1	MADDA
MSUBA(U)	rs	rt	md	u	0	0	0	MSUBA
MSUBA2[.S]	rs	rt	md	0	0	s	1	MSUBA
MULNA2	rs	rt	md	0	1	0	1	MSUBA
MTA2[.G]	ıs	0	md	0	g	0	1	MTA

rs, rt

Selects general register r0 - r31.

md

u

Selects accumulator, ONNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mN1

10 = mNh

11 = mN

Selects saturation of result. s=1 indicates that saturation is performed.

 \underline{d} d=1 indicates that dual operations on 16-bit data are performed.

gz For MTA2, used as "guard" bit. If g=1, bits [39:32] of the accumulator (pair) are loaded and bits [31:00] are unchanged. If g=0, all 40 bits [39:00] of the accumulator (or pair) are updated.

For MADDA, MSUBA, used as a "zero" bit. If z=1, the result is added to (subtracted from) zero rather than the previous accumulator value; this performs a MULTA, MULTA2 or MULNA2. If z=0, performs a MADDA, MSUBA, MADDA2 or MSUBA2.

Treat operands as unsigned values (0 = signed, 1 = unsigned)

IV. MAC Format B

31		25 2	1 20	16 15	1110	7 6 5	0
	LEXOP 011_111	00000	mt	rd	so	d	SUBOP
	6	5	5	5	4	1	6

Assembler Mnemonic	emonic mt rd		so	d	Lexra SUBOP
MFA, MFA2	mt	rd	so	d	MFA
RNDA2	mt	0	so	1	RNDA

<u>rd</u>

Selects general register r0 - r31.

<u>mt</u>

Selects accumulator, ONNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN

<u>d</u>

d=1 indicates that dual operations on 16-bit data are performed.

<u>so</u>

Encoded ("output") shift amount n = 0 - 8 for RNDA2, MFA, MFA2 instructions.

V. MAC Format C

31	26 25		21 20	16 15	11 10	8 7	6	5	0
011	KOP	ms	mt	md	00	00 s	0	SUBOP	
	5	5	5	5		3 1	1	6	

Assembler Mnemonic	ler Mnemonic ms mt m		md	s	Lexra SUBOP
ADDMA[.S]	ms	mt	md	s	ADDMA
SUBMA[.S]	ms	mt	md	s	SUBMA

mt, ms, md

Selects accumulator, ONNHL where,

NN = m0 - m3

<u>HL</u>

00 = reserved

01 = mN1

10 = mNh

11 = reserved

<u>s</u>

Selects saturation of result. s=1 indicates that saturation is performed.



VI. RADIAX MOVE Format and Lexra-Cop0 MTLXC0/MFLXC0 Instructions

_3	1₹.26	25 2	1 20	16 15	11	10	8	7	6	5		0
	LEXOP - 011_111	00000	rt	ru/rk		000		k	0		SUBOP	Ì
	6	5	5	5		3		ī	1		6	

Assembler Mnemonic	rt	ru/rk	ru/rk k Lexi		
MFRU	rt	ru	0	MFRAD	
MTRU	rt	ru	0	MTRAD	
MFRK	rt ·	rk	1	MFRAD	
MTRK	rt	rk	1	MTRAD	

<u>π</u>

Selects general register r0 - r31.

<u>rk</u>

Selects Radiax Kernel register in MFRK, MTRK instructions — currently all reserved. However, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when MFRK or MTRK is executed.

<u>ru</u>

Selects Radiax User register in MFRU, MTRU instructions.

00000 cbs0

00001 cbs1

00010 cbs2

00011 reserved

00100 cbe0

00101 cbe1

00110 cbe2

00111 reserved

01xxx reserved

10000 lps0

10001 lpe0

10010 lpc0

10011 reserved

101xx reserved

11000 mmd

11001 reserved

111xx reserved



31	26 25	21 20	16 15	1110		0
COP0 010_000	MFLX 00011	π	r	d	000 0000 0000	
6	5	5	5	5	11	
31	26.26	21.20	16.16			
<u> </u>	26 25	21 20	16 15	1110		0
COP0 010_000	MTLX 00111	rt	ro	1	000 0000 0000	
6	5	5	5	· · · · · ·	11	

Assembler Mnemonic	Copz rs	rt	rd	
MFLXC0	MFLX	π	rd	
MTLXC0	MTLX	π	rd	

These are *not* LEXOP instructions. They are variants of the standard MTC0 and MFC0 instructions that allow access to the Lexra Coprocessor0 Registers listed below. As with any COP0 instruction, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when these instructions are executed.

<u>rt</u>

Selects general register r0 - r31.


<u>rd</u>

Selects Lexra Coprocessor0 register:

00000 ESTATUS 00001 ECAUSE 00010 INTVEC 00011 reserved 001xx reserved 01xxx reserved 1xxxx reserved



VII. CMOVE Format



Assembler Mnemonic			rd	cond	Lexra SUBOP CMOVE	
CMVEQZ[.H][.L]			rd	cond		
CMVNEZ[.H][.L]	rs	rt	rd	cond	CMOVE	

rs, rt, rd

Selects general register r0 - r31.

cond

Condition code for rT operand referenced by the conditional move.

000 EQZ.

001 NEZ

010 EQZ.H

011 NEZ.H

100 EQZ.L

101 NEZ.L

11x reserved